



# Improvement on QFN Leadframe Design of Extended Leads to Support the Mitigation of Mold Flash Occurrence

Alyssa Grace Gablan<sup>1</sup>, Frederick Ray Gomez<sup>1\*</sup> and Anthony Moreno<sup>1</sup>

<sup>1</sup>STMicroelectronics, Inc., Calamba City, Laguna, 4027, Philippines.

## Authors' contributions

This work was carried out in collaboration among the authors. All authors read, reviewed and approved the final manuscript.

## Article Information

DOI: 10.9734/JERR/2021/v20i517309

### Editor(s):

(1) Dr. P. Elangovan, SRM TRP Engineering College, India.

### Reviewers:

(1) Yang Yang, Nanjing Radio & TV University, China.

(2) Chuah Lee Siang, Universiti Sains Malaysia, Malaysia.

(3) J. H. Chou, National Cheng Kung University, Taiwan.

Complete Peer review History: <http://www.sdiarticle4.com/review-history/67226>

Received 06 February 2021

Accepted 13 April 2021

Published 15 April 2021

Original Research Article

## ABSTRACT

Parameter optimization is not only the key to find the most favorable and best solution as variable chances of failure modes may happen at extreme case conditions at unexpected period. Packaging design robustness is much resilient to establish a satisfactorily good quality product and sustain a long-term goal of a remarkable process capability. This paper presents leadframe design solution of quad-flat no leads (QFN) to address mold flash defect caused by leadframe bouncing during wirebonding. An inverted pyramid configuration was conceptualized to provide better stability than the standard configuration during wirebonding process and other concerned assembly processes due to the shift of the center of gravity moving closer to the full metal part.

**Keywords:** Extended lead design; inverted pyramid; leadframe bouncing; mold flash; QFN.

\*Corresponding author: Email: frederick-ray.gomez@st.com, f.i.gomez@ieee.org;

## 1. INTRODUCTION

Stringent semiconductor products vary with different leadframe designs per customer specifications requirement and applications. Semiconductor packaging technology solutions characterizes diversified form and fit function as these applications are barely with high integrity and reliability commitment to consumers. With the relentless technology trends and breakthroughs, challenges in assembly manufacturing are inevitable [1-5]. Design of experiments (DOE) are necessary for those with different wafer technologies nor different materials to perform on a specified equipment. Its window parameter ranges are consuming days to months period establishment. Neither the tools to be used, it would be recommending a lot of validation to be executed to arrive the best

solution that would fit an optimal result. On top of the evaluations, innovation to materials is a key to product strength to cater all means of potential shifts through time. Given the optimized parameter solution, the need to sustain material supplier capability to meet the customer requirements without sacrificing the product quality. As such, maximizing the capability with respect to process window will help the product achieve process performance key process indices.

Mold flash defect manifestation shown in Fig. 1 is induced after molding station which was significantly affected by potential leadframe bouncing at wirebond. The positional mold flash manifestation had been observed as related to the window clamp and top plate critical location during wirebonding.





Fig. 1. Mold flash defect manifestation

## 2. PACKAGE DESIGN IMPROVEMENT

A new design of QFN leadframe with extended leads (etched part) of inverted pyramid configuration would provide better stability than the previous (typical) configuration during wirebonding process and other concerned assembly processes due to the shift of the center of gravity moving closer to the full metal part. The conceptualization of different extended leads design is presented in Fig. 2.



Fig. 2. Extended lead design options



**Fig. 3. Package outline**

Herewith in Fig. 3 is the unit level representation of package top and bottom view of a leadframe with extended leads. The package footprint or outline is unchanged since the improvement is focused on the etched part which are the extended leads.

### **3. CONCLUSION AND RECOMMENDATIONS**

The paper focused on the improvement of new QFN leadframe design providing different extended lead design options. The new design will offer a better stability than the existing leadframe configuration during wirebonding, tape frame attach and molding process due to the shift of the center of gravity moving closer to the full metal part. This capability design solution will provide the wirebond equipped by process optimization and prevent machine set-up issues.

DOEs can be explored and optimized to meet the desired best solution for the specific product affected with extended leads. Continuous process and design improvement is important to maintain the high-quality performance of semiconductor products and its assembly manufacturing. Prototypes are helpful for future works to validate the effectiveness of the specialized QFN leadframe design on actual devices. Comparison of existing works and other studies could also be included for added analysis. Discussions and works shared in [6-11] are useful in reinforcing robustness and optimization of package design and assembly processes.

### **DISCLAIMER**

The products used for this research are commonly and predominantly used products in

our area of research and country. There is absolutely no conflict of interest between the authors and producers of the products because we do not intend to use these products as an avenue for any litigation but for the advancement of knowledge. Also, the research was not funded by the producing company rather it was funded by personal efforts of the authors.

### **COMPETING INTERESTS**

Authors have declared that no competing interests exist.

### **REFERENCES**

1. Tan CE, et al. Challenges of ultimate ultra-fine pitch process with gold wire & copper wire in QFN packages. 36<sup>th</sup> International Electronics Manufacturing Technology Conference. Malaysia. 2014;1-5.
2. Yeap LL. Meeting the assembly challenges in new semiconductor packaging trend. 34<sup>th</sup> IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT). Malaysia. 2010;1-5.
3. Tran TA, et al. Fine pitch probing and wirebonding and reliability of aluminum capped copper bond pads. IEEE 50<sup>th</sup> Electronic Components and Technology Conference (ECTC). USA. 2000;1674-1680.
4. Sumagpang Jr. A, Rada A. A systematic approach in optimizing critical processes of high density and high complexity new scalable device in MAT29 risk production using state-of-the-art platforms. Presented at the 22<sup>nd</sup> ASEMEP Technical Symposium, Philippines; 2012.
5. Tsukada Y, et al. Trend of semiconductor packaging, high density and low cost.

- Proceedings of the 4<sup>th</sup> International Symposium on Electronic Materials and Packaging. Taiwan. 2002;1-6.
6. Moreno A, et al. Enhanced loop height optimization for complex configuration on QFN device. 22<sup>nd</sup> IEEE Electronics Packaging Technology Conference (EPTC). Singapore. 2020;182-184.
  7. Abdullah Z, et al. Die attach capability on ultra thin wafer thickness for power semiconductor. 35<sup>th</sup> IEEE/CPMT International Electronics Manufacturing Technology Conference. Malaysia. 2012;1-5.
  8. Pulido J, et al. Wirebond process improvement with enhanced stand-off bias wire clamp and top plate. Journal of Engineering Research and Reports. 2020;9(3):1-4.
  9. Angeles A, Arellano IH. Understanding non-stick on lead wirebond failure due to leadfinger surface roughness. International Research Journal of Advanced Engineering and Science. 2019;4(2):49-54.
  10. Kahler J, et al. Pick-and-place silver sintering die attach of small-area chips. IEEE Transactions on Components, Packaging and Manufacturing Technology. 2012;2(2).
  11. Sumagpang Jr. A, et al. Introduction of reverse pyramid configuration with package construction characterization for die tilt resolution of highly sensitive multi-stacked dice sensor device. 22<sup>nd</sup> IEEE Electronics Packaging Technology Conference (EPTC). Singapore. 2020;140-146.

---

© 2021 Gablan et al.; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/4.0>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

*Peer-review history:*  
*The peer review history for this paper can be accessed here:*  
<http://www.sdiarticle4.com/review-history/67226>